This paper introduces a CAD framework for co-simulation of hybrid circuits containing CMOS and SET (Single Electron Transistor) devices. An improved analytical model for SET is also formulated and shown to be applicable in both digital and analog domains. Particularly, the extension of the recent MIB model for singlelmulti gate symmetriclasymmetric device for a wide range of drain to source voltage and temperature is addressed. Circuit level co-simulations are successfully performed by implementing the SET analytical model in Analog Hardware Description Language (AHDL) of a professional circuit simulator SMARTSPICE. Validation at device and circuit level is carried out by MonteCarlo simulations. Some novel functionality hybrid CMOS-SET circuit characteristics: (i) SET neuron (ii) Multiple valued logic circuit and (iii) a new Negative Differential Resistance (NDR) circuit, are also predicted by the proposed SET model and analyzed using the new hybrid simulator.
I. INTRODUCTION
Although scaling of CMOS technology has been predicted to continue for another decade, novel technological solutions arc required 10 overcome many limitations of the CMOS [I] . Several nanorechnoiogies are rapidly evolving, but at this point it seems unlikely that any of them can completely replace CMOS [2] . Howcver, co-design of CMOS and some suitable nanotechnology seems more plausible [3] . In fact, in the near future, it seems highly probable that CMOS technology will need to share its present domination on modem ICs with fundamentally new nanotechnologies such as Single Electron Transistors (SET) that use a few electrons [4]. It appears that CMOS and (SETS) are rather complementary: SET is the canipaigner qf low-power consunrplion [5, 6] and of new functionality while CMOS has advantages like high-speed driving and voltage gain, which can compensate exactly for SET'S intrinsic drawbacks. Therefore, although a complete replacement of CMOS by single-electronics is highly unlikely in the near future, it is also true that combining SET and CMOS can bring out new functionalities [7-E], which are un-mirrored in pure CMOS technology. It is well known that Computer Aided Design (CAD) and simulation of electron devices and circuits (using tools like SPICE) are one of the key factors contributing to the success of the CMOS technology. Therefore, a successful implementation of SET as a candidate for hybrid CMOS-nano VLSl also demands accurate modeling and simulation of CMOS-SET devices and circuirs. Hence, suitable simulation framework for exploration of hybrid CMOS-SET circuit architectures is highly desirable. In Permission to make digital or hard copies o f all or part o i this work For personal or ciassroom use is granted without fee provided that capics are not made or distribotcd for profir or commcrciai advanlage and that copies bcar this notice and the full cilation on the first page. To copy otherwise, to republish, to post on S C~V~~S or to rcdiaribute Io IIsls, requires prior specific permission andlor a fee. this paper we introduce a new CAD framework for co-simulation of hybrid CMOS-SET circuits. An improved analytical model for SET is also formulated and shown to be applicable in both digital and analog domains. The SET model is validated using Monte Carlo simulations, which are typically used as a benchmark for accurate SET-device and circuit level simulations. Some novel functionality CMOS-SET circuit architectures are analyzed using the new hybrid simulator. A schematic of a SET, which consists of a tiny conductive island, hyo high resistive (>261;R) tunnel junctions, and an opaque gate is shown in Fig. 1 
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CHALANCES O F SET-CMOS CO-SIMULATION
Some previous works have addressed [I51 the hybrid SET-CMOS simulation based on background MC or Master equation simulation of SET devices combined with mnventional analyticalmodel based on SPICE simulation for MOSFETs. However, the major disadvantage of these approaches is time-consuming computation (especially for the calculation of transient response, current sources and resistances), and concrete limitations for more complex circuits. It should also be noted that simulation of SET devices are not as straightfonvard as CMOS devices. Some architecture, which is commonly used in CMOS technology, may be 'forbidden' in SET circuit. One such example is shown in Fig. 2 . The architecture in Fig. Z(a) is commonly used in CMOS (eg. Differential Amplifier) however similar SET prototype Recently, two analytical models (MI9 [5, 17] and another model proposed by Uchida et al.1181) have been reponed, which appears to be extremely exciting for practical IC design. These models are physically based, and can explain device characteristics properly and are easy to use them in conventional SPICE simulator for the co-simulation with CMOS devices.
The model reported by Uchida et al.[18] is adequately accurate at higher temperature, however it is only applicable to the single gate resistively symmetric device and it cannot explain the background charge effect, which is significant for SET operations. On the other hand MIB, which is applicable to singldmultiple-gate symmetriclasymmetric device, and can explain the crucial background charge effect, is not as accurate as the other [IS] at higher temperatures due to its semi-empirical modeling of the temperature effect. One point to be noted is that, both of these models are developed under the basic assumption of IVDd -Ce/Cr (e is the elementary charge and C, is the total capacitance of SET island with respect to ground), which is quite practical for digital circuit (as the SET loses its Coulomb Blockade region and hence the digital switching property when lVDsl > e/Cd. However, for the ortolog application of SET [8] , one needs a model, which should be applicable to any value of VDs. This is due to the fact that:
(i) In a current biased SET (which is a common building block of analog SET circuits) the 1 VDsl could be more than e/C,.
(ii) In CMOS-SET hybrid architecture MOSFET biases may impose /VD&e/Cr to operate the SET. In this work, we have modified the MIB model in order to extend its validity over IVDd > e/C, specifically for analog circuit operation. Moreover, we have modeled the temperature (n effect physically so that MIB can predict the device behavior accurately at higher temperatures. In order to exploit the proposed model for SET-CMOS hybrid IC design, MIB has been implemented by the Verilog-A interface (which is one type of Analog Hardware Description Language) in professional circuit simulator SMARTSPICE [19] . Using SMARTSPICE different simulations have been performed in SET device and circuit level for different benchmark circuits and good agreement with MC simulation has been observed.
IV. ANALYTICAL MODELS FOR SET: MIB
SET analytical model MIB, is founded on the "onhodox theory of single electron tunneling'' (91 (i.e., charge is discrete but energy is continuous, tunnel junction resistance is more than the quantum resistance -26KQ etc.), is based on a practical assumption that the interconnect capacitance associated with the gate, source and drain terminals are much larger than the device capacitznces, which ensures the total capacitance ofthe island with respect to ground to be equal to the summation of gate and sourceidrain tunnel capacitances i.e., c, = c,
This assures that the SET characteristics are independent of the capacitances of neighboring devices but only depend upon the nodal voltages of source, gate and drain terminals. In this work, the following impravemenu are made over the earlier version [5] of MIB:
MIB is extended for 1 V,,l_C l.Se/C, for resistively symmetric device andl Yos( Sl.Ze/C~for resistiweb asymmefric device, which is essential for analog applications of SET. It is found that for I VDs 1 > I.Se/C, variation of fDs with VGs becomes too small to exploit in any circuit application.
9
The temperature effect is modeled physically that enables to extend the temperature range of MIB. Another key result, the Subthreshold Slope can be estimated analytically.
. The algorithm for the calculation of drain current in MIB model (Fig. 3) can be briefly discussed as follows: Based on the external bias voltages (Vas VGs VGsJ the inilial (before any electron tunneling occurred) island potential (Vbisd) can be calculated as:
where n is a real number representing the background charge. Now, according to the.:"orthvdox theory", when the potential difference between island-and-source or drain-and-island becomes larger than V, [= e/(.C3/, one electron tunnels-in or tunnels-out from the source to island or island to drain and as a result V,,,ad decreases (for tunnel-in) or increaes (for tunnel-out) by an amount of 2Vz However, if the potential difference between island-andsource or drain-and-island becomes less than V, no electron tunneling happens and. device enters into Coulomb Blockade region. The first pair of 'while' statements in ME! aIgorithm ( where V, (= kaT/e, kB is the Boltzmann's constant) is the thermal voltage. It should be noted that these expression of Is and Io are purely based on the "otthodox theory" of single tunneling and completely different from the older version of MIB (where temperature effect was modeled empirically).
In order to include the IVDd > e/C, effect, in this work, we have added an extra component to the main component of the drain current as shown in Fig. 3 .
It is worth noting that all the model parameters of MIB are physical: (i) drain and source tunnelling capacitances ( C , and Cm), (ii) first and second gate capacitances (CGI and CGl), (iii) drain and source tunnel junction resistances (R, and Rs), and the background charge (n). 
V. IMPLEMENTATlON OF MIB IN Verilog-A
VII. PURE SET LOGIC CIRCUIT SIMULATION
Static and transient responses of an SET inverter cell are successfully predicted [ Fig. 61 by SMARTSPlCE simulation.
Comparison and good agreement with MC simulation reveals the accuracy of our SPICE simulation in both static and dynamic regimes as given in Fig. 6(a) & @) . One should note that an SET inverter is different fmm typical CMOS inverter in the following respects: (i) In SET inverter the two transistors are completely identical to each other (in contrast with CMOS inverter where we have one PMOS and one n-MOS) Unlike the CMOS counterpart, the SET inverter does not offer a constant voltage level when the output is in logic high or low. (iii) The gain of SET inverter is quite low compared to CMOS inverter and it is determined by CdCrratio. 
VIII. HYBRID CMOS-SET IC SIMULATION
As it is mentioned previously that a complete substitution of CMOS by single-electronics is highly improbable in the near future, therefore we have to combine SET and CMOS in order to bring out new functionalities. For these reason it is extremely important to develop a simulator, which can able to co-simulate SET devices with CMOS. In the following sections we will discuss three examples of CMOS-SET hybrid IC.
VIII.1. SET CASCADE NEURONE
Since a powerful signal processor demands a large neural network, therefore, due to the power dissipation and size of the neural chip it is difficult to design efficient neural network by CMOS technology. However, one can exploit the ultra low power dissipation of SET devices and its nano feature size in order to realize compact neural device.
FzEH-bE synapses addition activation function -"CUTO" The basic building block of a neuron is given in Fig. 7 . Most challenging part of this neuron cell is to design the activation function block, which is generally expressed by sigmoidal function as given below f@) = (I **)/(I +e-y
As proposed by M. Goossens [a] , the activation function of a basic neuron cell can be implemented by two cascaded current biased SET as presented in Fig. 8 .
According to Goosens [a] , for the proper operation ofthe circuit, the drain and source tunnel capacitances of the SETS have to be equal (C, = C, ) and gate capacitances have to be twice of that (Cc = C,, = 2CTD). One point should be noted that in order to drive nA current through the SET one has to bias the MOS transistors in sub-threshold (weak inversion) region. (with CG = C G~ = O.04aF. CTD = CT.T = 0.02aF. RD = RS = IMO) as predicted by SIMON (symbol) and SMARTSPICE (solid & dotled line). Note: la,, is taken to be ideal current source of 50nA for SIMON simulation and for SMARTSPICE simulation the MOS current source is designed in such a way that it can drive the same bias current through the SET. , which is composed of two cross-connected SETS (SI and S2) and one MOS current mirror. The I-V characteristics of this NDR circuit and the effect of bias current on the circuit behavior are demonstrated in Fig. Il(b) . The CMOS current source and the first SET (SI) creates a feedback loop that helps to decrease the gate-to-source voltage ( V G~) of second SET (S2) for a certain range of increasing input voltage (VIN) , and that follows a decrease in the drain current (or the input current, liN) of S2, which creates the NDR effect. It is found this NDR architecture appears more versatile than previously reported structure [I I] in terms of dynamic range ofNDR region, current controllability and drivability, and offers a very effective solution for real implementation of the NDR functionality. ISaF, RD = Rs = IMR for S2. In order to drive nA current through the SET one has to bias the MOS transistors of the current sauce in the weak inversion or in maderate-inversion region.
It should be noted that similar circuit architecture [22] (cross coupled MOS devices) is also used for oscillator design (in order to provide negative differential resistance) in CMOS technology.
In contrast with such crass-connected CMOS architecture, the proposed SET circuit requires an adapted current bias [see IsrAs in Fig. ll(a) ] to provide NDR behavior.
1X. CONCLUSION
A CAD framework is presented for the design and analysis of 
